# Data Acquisition improvements at ISOLDE: first ideas

ISCC meeting 31.01.2012

Jan Kurcewicz





#### **ISOLDE DAQ systems - overview**

Different DAQ solutions available for ISOLDE experiments

- Standard VME-based systems
- XIA-DGF4C + mb\_collector software (Miniball, Nicole, ISOLTRAP, CRIS...)
- other (Digital oscilloscope, MCA...)





Standard VME-based system

- The software is based on the MBS acquisition system from GSI (N. Kurz et al.).
- CES RIO2 processor
- The system comprises a set of CAEN V775/V785 TDCs and peak sensing ADCs
- TRIVA trigger synchronization module
- Well established within collaboration



#### MBS – single event mode (example)



The data sender is a RIO-3 CES (800MHz) processor which is located in the FRS VME crate. In this particular case, each event (i.e. VME ADC, TDC, QDC signals) is read out at each accepted trigger as 34 words. During this period, typically 120 µs, the DAQ is busy and any other trigger is rejected.

#### MBS – multi event mode

FRS multi-event DAQ tested with real particle rate and compared to single-event one:

- runs in stable condition
- more effective starting from 400 Hz
- gain factor = 2 at 4 kHz
- dead time at 10 kHz : 48%

![](_page_4_Figure_6.jpeg)

C. Nociforo, N. Kurz, GSI report (2009)

more efficient read out in BLock Transfer mode (BLT), which is supported by the VME Caen modules. A BLT read out of 32x34 words takes place and allows to read all events stored in the buffer (multi event mode).

### VULOM – VME Universal Logic Module

•VULOM (VME Universal Logic Module) - 1-unit-wide VME 6U module with 16 ECL-inputs, 16 ECL-outputs, 16 ECLI/Os, 2 NIMinputs and 2 NIM-outputs on its front-panel and a FPGA (Virtex 4 by Xilinx corp.)

•The logic to be loaded to the FPGA can be easily replaced via VME access - possible to use VULOM for various <u>different</u> <u>purposes</u> replacing many analogue modules

- An 18-input 18-output logic unit combined with clock generators.
- An 8-channel delay and gate generator.
- A scaler for 26 inputs and 26 outputs.

The logic unit with clock generators can produce OR or AND signals of inputs with enable, disable and inverse for both inputs and outputs, and clock signals by internal clock of the FPGA with frequency of 1 Hz-10 MHz.

![](_page_5_Figure_7.jpeg)

### **VULOM trigger electronics**

#### Logic Matrix Unit

LMU setup	Bit patterns	Output
LMU Setup (1 to 16)	valid Input example	Output (1 to 16)
XXXXXXXXXXX+X+XX	01011011110 <mark>1</mark> 1110	10000000000000000
-XXXXX+XXXXX+XX	0000111000011111	01000000000000000
-XXXXXXXXXXXX+XX	0100101101011 <mark>1</mark> 11	00100000000000000
-XXXXX+XXXXX+XX	010011 <b>1</b> 101011 <b>1</b> 11	00010000000000000
X-XXXXXXXXXX+XX+	1 <mark>0</mark> 0011101011 <b>1</b> 111	00001000000000000
XXXXX+XXXXX+XX+	10011 <b>1</b> 101011 <b>1</b> 00 <b>1</b>	00000 <mark>1</mark> 0000000000
+_+XXX+XXXXXX+XX	<b>101</b> 011 <b>1</b> 101011 <b>1</b> 11	000000 <mark>1</mark> 000000000
+XXX+XXXXXX+X-	<b>100</b> 011 <b>1</b> 101011 <b>1</b> 10	0000000 <mark>1</mark> 00000000
XXXXXXXX++XXX+XX	01001111 <mark>11</mark> 011 <b>1</b> 11	000000010000000
-XXXXX++XXXXXXX+	010011 <b>11</b> 1010111 <b>1</b>	000000001000000
-XX-XX+X+XXXXXXX+	01101111101011111	0000000000 <mark>1</mark> 00000
-XX-XX+XX+XXXXX+	01001111011011111	000000000010000
-XX-XX+XXX+XXXX+	0110111101010111	0000000000001000
-XX-XX+XXXX+XXX+	0010111101110011	00000000000000100
-XX-XX+XXXXX+XX+	0000111101011111	000000000000000000000000000000000000000
-XX-XX+XXXXXX+X+	0110111100011101	000000000000000000000000000000000000000

![](_page_6_Picture_3.jpeg)

## **Digital Pulse Processing - alternatives**

#### Digital Pulse Processing electronics (CAEN)

- V1724 14 bit 100 MS/s ADC, 8 channels
- FPGA for real time Digital Pulse Processing:

Pulse Height Analysis (DPP-PHA)

Zero Suppression (Standard Firmware)

- 2.25 Vpp input range (single ended or differential); single ended 500 mVpp & 10 Vpp also available but **no** adjustable gain
- 16-bit programmable DC offset adjustment:  $\pm 1.125$  V ( $\pm 0.25$  V / 5 V)
- Trigger Time stamps
- Memory buffer: 512 kS/ch or 4 MS/ch, up to 1024 events
- Programmable event size and pre-post trigger adjustment
- Analog Sum/Majority and digital over/under threshold flags for Global Trigger logic
- Front panel clock In/Out available for multiboard synchronisation (direct feed through or PLL based synthesis)
- Can be handled by MBS
- High hardwired threshold value can be a problem for low energy X and gammas

![](_page_7_Picture_15.jpeg)

#### DGF4C

![](_page_8_Picture_2.jpeg)

- Digital Gamma Finder (DGF) is a pulse processor with capabilities for measuring both energy and pulse shape
- Common clock distribution
- Above input rate of 5 kHz dead-time significant dead-time
- 40 MHz sampling rate (rev. D, E)  $\rightarrow$  80 MHz (rev. F). Upgrade presently being done.

#### DGF4C - DAQ system

XIA DGF4c-based system (CRIS, ISOLTRAP, MB, NICOLE, others)

- Based on MB collector code (N. Warr, G. Simpson)
- Online monitoring using cne software
- Offline analysis by ROOT is also available.

![](_page_9_Picture_5.jpeg)

![](_page_9_Figure_6.jpeg)

![](_page_10_Figure_1.jpeg)

- Graphical ROOT editor
- Show same histogram in different views (ranges, line and fill colors)

- Improved marker editor, may also edit conditions
- Info on time/date and full object path

#### GO4 – Dynamic list editor

#### Histograming "ad hoc" from event data

![](_page_11_Figure_2.jpeg)

## GO4 – User GUI (Qt)

![](_page_12_Figure_1.jpeg)

#### Interactive peak finding and fitting. Save fitter for use in macros

![](_page_13_Figure_2.jpeg)

#### DABC – Data Acquisition Backbone Core

• High speed network event building system for FAIR

- Test bed for the full readout chain from detectors, digitizers, readout controllers, data combiners to event building, filtering, and archiving.
- Self-triggered front-end systems with a very precise time distribution system.
- Sorting of the data over the network will probably be not based on events, but rather on data packets of time slices. Only after the composition of these time slice fragments at the receiver nodes of the network an event definition will be possible.
- After that event data can be processed for filtering, compression, on-line analysis and storage. This processing might need large processing farms able to handle high data flows.
- Compatibility with existing DAQ (MBS)

http://dabc.gsi.de

#### DABC – controlling MBS

![](_page_15_Figure_1.jpeg)

http://dabc.gsi.de/dabc/doc/CHEP09-S-09-00079.pdf

#### GRAIN

Grain is a data analysis framework developed at JYU to be used with the novel Total Data Readout (TDR) data acquisition system.

TDR based on Lyrtech VHS-ADC (Virtex IV FPGA) modules - sampling rate 105 MHz, 8ch 14bit, capable to handle rates ~30kHz/ch (DC beam).

In Total Data Readout all the electronics channels are read out asynchronously in singles mode and each data item is timestamped. Event building analysis has to be done entirely in the software post-processing the data stream.

A flexible and efficient event parser and the accompanying software framework written entirely in Java.

![](_page_16_Picture_5.jpeg)

![](_page_16_Picture_6.jpeg)

https://trac.cc.jyu.fi/projects/grain

![](_page_16_Picture_8.jpeg)

#### **GRAIN**

![](_page_17_Figure_1.jpeg)

![](_page_17_Picture_2.jpeg)

https://trac.cc.jyu.fi/projects/grain

#### Summary

• Different solutions possible (hardware/software)

- Main problems reported by the community:
  - rate handling capability
  - DAQ/analysis GUI
- DAQ for low rate experiments requires smaller changes

![](_page_18_Picture_6.jpeg)

This work is supported by ENSAR